

Flip-Chip Integration of 1060 nm VCSELs and Photodiodes on Polymer PICs for Out-of-Plane Coupling

Tianwen Qian^{1,*}, Marcel Amberg¹, Martin Kresse¹, Salomon Eib¹, Ben Schuler¹, Klara Mihov¹, Jakob Reck¹, Philipp Winklhofer¹, Csongor Keuer¹, Laurids von Emden¹, Nils Fuchs¹, Bartu Yaman¹, Markus Struckmann¹, Oussama Zahir¹, Crispin Zawadzki¹, Francesco Villasmunta¹, David de Felipe¹, Moritz Kleinert¹, and Norbert Keil¹

¹ Fraunhofer Institute for Telecommunications, Heinrich-Hertz-Institute, HHI, Einsteinufer 37, 10587 Berlin, Germany
*tianwen.qian@hhi.fraunhofer.de

Abstract: We demonstrate flip-chip integration of 1060 nm VCSEL and photodiode arrays on polymer PICs using diced 45° facets and wafer-level coining. This approach achieves out-of-plane coupling and validated loss budgets for potential co-packaged optical interconnects. © 2026 The Author(s)

1. Introduction

Co-packaged optics (CPO) demand high-speed and energy-efficient interconnects for modern short-reach datacenter environments. Vertical-Cavity Surface-Emitting Laser (VCSEL) based links are particularly appealing for CPO due to their efficiency, scalability and manufacturing maturity [1]. However, most photonic integrated circuits (PICs) guide light in-plane, while VCSELs emit light vertically. Traditional solutions, such as silicon photonics (SiPh) gratings or silicon micromirrors, add fabrication complexity and alignment challenges [2]. In addition, wire-bonded packaging solutions further increases parasitic impedances, degrading bandwidth and reliability [3].

This work demonstrates flip-chip integration of 1060 nm single-mode VCSEL and photodiode (PD) arrays onto polymer PICs (PolyBoard), employing diced 45° facets for efficient out-of-plane light coupling. The PolyBoard platform's low refractive index contrast produces large mode field diameters compatible with VCSEL emission, eliminating the need for high-index gratings and simplifying assembly. We further developed wafer-level bumping and coining processes and validated the integration of flip-chip VCSELs and PDs experimentally by characterizing their light-current-voltage (L-I-V) and effective responsivity on the PolyBoard.

2. PolyBoard PIC Design, Facet Engineering, and Flip-Chip Integration

The PolyBoard PIC is fabricated using ZPU-Chemoptics® polymer, featuring a core refractive index of approximately 1.454 at 1060 nm and a cladding index of 1.449. This configuration minimizes propagation losses (0.4 dB/cm) while maximizing the mode field diameter (MFD). At the facet, the square waveguides (5.7 $\mu\text{m} \times 5.7 \mu\text{m}$) are tapered linearly to a width of 6.7 μm , resulting in a MFD of 7.5 $\mu\text{m} \times 6.8 \mu\text{m}$ at the 1/e² level, which aligns well with the near-circular VCSEL emission profile and offers improved coupling efficiency and coupling tolerance over high-contrast silicon photonics platforms.




Fig. 1. Schematic of flip-chip (a) VCSEL and (b) PD on PolyBoard. (c) Device photo. (d) Simulated coupling loss versus path length for VCSELs with different MFDs. (e) Simulated coupling tolerance for the VCSEL with 5 μm MFD.

To enable efficient out-of-plane light routing, a 45° facet is diced through the waveguide using a fast-rotating, diamond-grain blade. This process leverages high blade rotation and slow feed rates to minimize surface roughness, while intrinsic polishing during sawing further enhances facet quality [4,5]. The facet is subsequently coated with a thin gold layer via directed evaporation to maximize reflectivity. For PD integration, a similar facet directs in-plane guided light upward to the flip-chipped PD.

The waveguide facet geometry is optimized using FIMMWAVE simulations. Single-mode VCSELs with MFDs of $8\ \mu\text{m}$, $6\ \mu\text{m}$, and $5\ \mu\text{m}$ are modeled as near-Gaussian emitters based on measured near-field profiles and divergence at $1060\ \text{nm}$. Overlap integrals quantify coupling losses through the free-space section between VCSEL and waveguide. Simulations predict losses as low as $1.4\ \text{dB}$ for a $50\ \mu\text{m}$ free-space path with an $8\ \mu\text{m}$ MFD.

Flip-chip integration utilizes an automated wafer-level ball bumping process, developed on the PolyBoard platform, achieving solder ball diameters below $40\ \mu\text{m}$ and a mean bump height of $19.5\ \mu\text{m}$ (RMS $\pm 2.4\ \mu\text{m}$). Wafer-level coining further refines bump diameter to $36.0\ \mu\text{m}$ and improves uniformity (RMS $\pm 1.8\ \mu\text{m}$), reducing height to $13.2\ \mu\text{m}$ with RMS $\pm 0.9\ \mu\text{m}$, ensuring coplanarity for arrays. Visual alignment marks assist precise ultrasonic bonding, performed using the FINEPLACER® lambda 1 system, to complete the flip-chip assembly.




Fig. 2. Schematic illustration of the flip-chip integration process on the PolyBoard platform, including representative SEM images and detailed process views at each critical fabrication step.

3. Experimental Results and Characterization

L-I-V measurements were performed by coupling a single-mode fiber (SMF) at the output of the VCSEL-on-PolyBoard assembly. The bare VCSEL with a $5\ \mu\text{m}$ MFD exhibited an output power of $6.2\ \text{dBm}$. For the experimental setup with a $90\ \mu\text{m}$ gap, simulations showed a $6.8\ \text{dB}$ optical loss (Fig. 1 (d)). The ultrasonic bonding process, with an alignment accuracy of $\pm 5\ \mu\text{m}$, introduced an additional loss of approximately $3.0\ \text{dB}$ (Fig. 1 (e)). The fiber-to-PolyBoard coupling further contributed $0.8\ \text{dB}$ loss. The cumulative losses resulted in a measured total output power of $-4.0\ \text{dBm}$, which is in close agreement with the expected value of $-4.4\ \text{dBm}$ based on the loss budget.

The PolyBoard-integrated PDs exhibited an average effective responsivity of $0.36\ \text{A/W}$, compared to $0.55\ \text{A/W}$ for bare dies. Considering the fiber-chip coupling introduces $0.8\ \text{dB}$ loss, a coupling loss of $1.0\ \text{dB}$ at the PolyBoard-PD interface can be inferred.




Fig. 3. (a) L-I-V measurement of the flip-chipped VCSELs. (b) Effective responsivity of the flip-chipped PDs.

4. Conclusion

We report flip-chip integration of $1060\ \text{nm}$ single-mode VCSEL and PD array on polymer PICs with out-of-plane coupling via 45° mirror facets. Key fabrication innovations include automated wafer-level bumping and coining, achieving solder bump diameters of $36.0\ \mu\text{m}$ and heights of $13.2\ \mu\text{m}$ with RMS uniformity as low as $\pm 0.9\ \mu\text{m}$. Experimental measurements closely match simulated results, confirming cumulative optical losses of $6.8\ \text{dB}$ across the free-space gap, approximately $3\ \text{dB}$ from bonding, and $0.8\ \text{dB}$ due to fiber coupling. The PolyBoard-PD interface achieves efficient optical coupling with losses as low as $1.0\ \text{dB}$.

Acknowledgements

The authors acknowledge support from the Horizon Europe project SPRINTER (Grant Agreement ID: 101070581) and NVIDIA.

5. References

1. "Wide-and-slow VCSEL Co-packaged optics a post-copper architecture," <https://www.coherent.com/news/blog/wide-and-slow-vcsel-co-packaged-optics-ai-scale-up>.
2. M. Jahed, A. Caut, J. Goyvaerts, M. Rensing, M. Karlsson, A. Larsson, G. Roelkens, R. Baets, and P. O'Brien, "Angled Flip-Chip Integration of VCSELs on Silicon Photonic Integrated Circuits," *J. Light. Technol.* **40**(15), 5190–5200 (2022). DOI: <https://doi.org/10.1109/JLT.2022.3172781>.
3. S. Seal, M. D. Glover, A. K. Wallace, and H. A. Mantooth, "Flip-chip bonded silicon carbide MOSFETs as a low parasitic alternative to wire-bonding," in *2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)* (2016), pp. 194–199. DOI: <https://doi.org/10.1109/WiPDA.2016.7799936>.
4. Z. Zhang, N. Mettbach, C. Zawadzki, J. Wang, D. Schmidt, W. Brinker, N. Grote, M. Schell, and N. Keil, "Polymer-based photonic toolbox: passive components, hybrid integration and polarisation control," *IET Optoelectron.* **5**(5), 226–232 (2011). DOI: <https://doi.org/10.1049/iet-opt.2010.0054>.
5. M. Kleinert, D. D. Felipe, H. Conradi, M. Kresse, L. Jehle, M. Weigel, T. Qian, K. Mihov, J. Reck, C. Zawadzki, N. Keil, and M. Schell, "Hybrid Polymer Integration for Communications, Sensing and Quantum Technologies from the Visible to the Infrared," in *2021 European Conference on Optical Communication (ECOC)* (IEEE, 2021), pp. 1–4. DOI: <https://doi.org/10.1109/ECOC52684.2021.9605865>.